International Journal on Cybernetics & Informatics (IJCI) Vol. 10, No.3, June 2021

# DESIGN OF ALU USING 2T XOR GATE AND DECODER

<sup>1</sup>AiyyappuSurendrababu <sup>2</sup>N.Ashokkumar

<sup>1</sup>M.Tech Scholar, <sup>2</sup>Associate Professor, Department of ECE Sree Vidyanikethan Engineering College, India

#### ABSTRACT

A design of Arithmetic and Logic Unit (ALU) with modified Gate Diffusion Input (m-GDI) as well as a design of ALU with 2T XOR GATE and DECODER are proposed in this paper. The use of modified Gate Diffusion Input in these techniques reduces the delay path, power consumption and area, as well as the number of transistors used. The power consumption is extremely low, resulting in a smaller footprint and a shorter delay path. The major components used in these techniques are the 2T XOR Gate in Digital VLSI Design based on Full Adder and Full Subtractor. Major, a fundamental novel The circuit for a 1-to-8 decoder was planned for different logic families before being implemented in an 8-bit Arithmetic and Logic Unit. EDA TANNER and Technique 180 nanometer Technology File are used to model the effects.

## **KEYWORDS**

Arithmetic and Logic Unit(ALU), VLSI Design, 2T XOR, DSCH 3.5, Modified Gate Diffusion Input (GDI)Tanner EDA and Technology File 180nm, and Verilog.

# **1. INTRODUCTION**

The Arithmetic Logic Unit's main component is the Central Processing Unit (CPU). Arithmetic operations such as Addition, Subtraction, Multiplication, and Division are included in the CPU[1]. AND gate, OR gate, NAND gate, XOR gate, multiplexer. All of these operations are examples of logical operations. ALU operations necessitate a much larger number of capable computers, as well as application-specific circuits and VLSI chips. The results can necessitate sequential power requirements and power requirements across the entire processor.

The main function of designing larger are Low-power implementation and compact implementation Dissipation and these circuits are difficult to understand and they have no exception in ALU. Over the last few decades a lot of work has been taken to do in conventional CMOS based circuit and more impact power efficient [2-4]. Various techniques, such as Transmission Logic Gate, Domino Logic, Pass Transistor Logic, Double Pass Transistor Logic and others have been implemented in order to improve the performance of CMOS-based circuits [5-7].

The Gate Diffusion Input (GDI) technique is a novel approach for drastically reducing power requirements [8].Furthermore, GDI reduces the number of transistors, resulting in a smaller chip size, giving the designs an advantage over traditional methods [9].On the basis of GDI techniques, there are two types of transistors: PMOS and NMOS. Each of these has four subtypes: N.D.P and G [9]. G,N,P serve as inputs. However, GDI techniques have a big issue with gate diffusion input. [10] since NMOS generates logic 1 and PMOS generates logic 0. The existing GDI Technique is the major disadvantage. The use of modified GDI techniques results in a high efficient on CMOS

International Journal on Cybernetics & Informatics (IJCI) Vol. 10, No.3, June 2021

and PTL.It can be used with an XOR gate and only two transistors using the m-GDI technique [12-14]. We may use two transistors in an XOR in these, which are based on various designs and come in a variety of forms. In a CMOS complete adder, there are 28 transistors used. It can be implemented with just 8 transistors using a 2T XOR complete adder [12].Furthermore, This paper employs a novel 1-to-8 decoder design that employs the GDI technique to allow only the desired ALU module to be selected via two select lines.

The following segments were introduced in the modified Gate Diffusion Input are:

• Arithmetic Unit: This unit is responsible for performing simple arithmetic operations such as addition and subtraction.

• Logical Unit: This component performs logical operations like OR, AND, XOR, NOT, and NAND gates are discussed in this article.

• To pick the desired input line, a buffer unit was used.

# 2. GATE DIFFUSION INPUT AND MODIFIED GATE DIFFUSION INPUT

In GDI, the key cell is CMOS, which can be used with an inverter circuit . It is capable of completing the mission in a more efficient manner. The circuit's various inputs are G, N, and P. G is the NMOS and PMOS common gate. The NMOS source terminal is N, and the PMOS source terminal is P. All of these are input terminals. D [9], a typical drain, is where the output is collected. Fig 1 depicts the diagram based on the number of functions; it can perform a number of primitive cells using the GDI approach. In tabular column, the inputs and outputs can be displayed. It can do a huge number of operations and contains a few GDI primitive cell flaws. It could be predicated on the number of primitive cells being increased or decreased.

The challenge of fabricating using existing CMOS technologies is the most important problem [15]. As previously stated, there's also the question of swing degeneration. The m-GDI cell, a modified version of the GDI cell with the PMOS and NMOS bulk terminals attached to VDD and field, respectively, has been designed to address these issues. Some of the logical circuits in the ALU were constructed using the GDI methodology; Others were created using the m-GDI methodology. Fig2 depicts the diagram of a simple primitive m-GDI cell.



Fig 1: Primitive cell of Basic GDI



Fig 2: Primitive cell basic of m-DI

44

Р	Ν	G	Output	Function	
1	0	А	A'	NOT	
А	В'	В	A'B+AB'	XOR	
А	В	B'	AB+A'B'	XNOR	
В	1	А	A+B	OR	
А	В	S	AS'+BS'	2:1 MUX	
В	0	Α	A'B	Function 1	
0	В	Α	AB	AND	
1	В	Α	A'+B	Function 2	

International Journal on Cybernetics & Informatics (IJCI) Vol. 10, No.3, June 2021 Table 1: Different types of Primitive cells and their functionalities

# **3. 2TXOR**

With the use of two transistors, we can transform the XOR Gate utilizing the m-GDI approach, as illustrated in Fig 3. Both XOR gates are proposed to the ALU using the GDI technique.



Fig. 3: m-GDI is used in the design of a 2T XOR.

The proposed ALU contains only 2T XOR gates. As a result, the total number of transistors in the circuit, as well as the total power consumption, has decreased significantly. One input (A) is connected to the pMOS source and gate terminals, while the other (B) is connected to both the pMOS general gate input terminal and the nMOS source terminal. The transistors' output terminal is the typical drain terminal. The resulting 2T XOR has only one transistor delay. The output logic level does, however, come with the disclaimer that it can become skewed at times. In comparison, In , Dan Wang et al. demonstrated that the correct logic level at output can be guaranteed at all times by varying the W/L ratio.Fig 1 shows the full adder [12] and full subtractor built with this 2T XOR 4a.



Fig4: 8-Transistor Full Adder Circuit Using 2T XOR Gate



Fig 5: 2-Transistor Full Subtractor Circuit Using 2T XOR Gate

# 4. KEY COMPONENTS OF PROPOSED ALU

GDI has been used to implement AND, OR, NAND, and NOT gates, as well as MUX, comparator, and buffer circuits [8,17]. These circuit diagrams are shown below, from Fig. 6 to Fig. 11. When a buffer circuit is used, it is easier to choose the desired input when it is needed. When operating with other large circuits, the buffer circuit preserves the output while also adding a slight delay. Fig 11 illustrates the buffer circuit.



Fig 6: GDI Technique Using 2 Transistors AND Gate & 2 Transistor OR Gate





Fig7:2transistors Circuit Using GDI

Fig 8: 2 Transistors Circuit Not Using GDI



Fig 9: GDI Technique Using Comparator



Fig 10: GDI Technique Using NAND Gate



Fig 11 GDI Technique Using Buffer

So far, we've covered all of the ALU's core blocks; now it's just as important to have a framework that allows us to select any logical or arithmetic module. To do so, select and allow the desired circuitry using a 3-to-8 decoder and sixteen sleep transistors (2 per module). The decoder is one of a kind since it uses GDI Primitive cells



Fig 12: Decoder 1-To-8 Basic Circuit Diagram

Below is the inside circuit diagram for the 14 identical blocks that were utilized 14 times. It's just a simple three-to-eight decoder written in GDI.



Fig 13: GDI Technique Using1:2 Mux

Fig 14: Simple Diagram Of Sleep Transistor

Sleep transistors are used to keep circuits inactive. When the signal Sleep=0 is set to normal standby mode, The sleep transistors turn on and the circuit is activated. For our convenience, we've inverted it so that when Sleep=1, the sleep transistors will be activated. A sleep transistor circuit diagram is shown below.

When all of these bits and pieces were combined, the ALU circuit shown in Fig. 15 resulted. For demonstration purposes, bricks were used to replace the internal circuitry of critical modulesDetailed circuit schematics for all of the circuits, however, are provided above.



Fig 15 : Full Proposed Diagram With Aluminum Use Of A 2T XOR Gate In A Circuit

# 5. SIMULATION AND RESULT

Starting with transistor level design, the simulations were carried out using W-EDIT and S-EDIT, and then verified using Tanner EDA setting. All of the individual components that were realized using m-GDI, GDI, and CMOS logic were simulated and the results were presented.

₩ ₩ 50.00ns/div	0.0 500.0	1000.0 1500 	.0 2000.0 250 	0.0 3000.0 350 11111111111111111111	0.0 4000.0 450 1111111111111111111	0.0 5000.0 5500	.0 6000.0 650 11111111111111111
	1	I	1 1		1 1		
A							
В							
Cin							
out2							
Sum							

Fig 16: Simulation Wave Forms For 8transisitor Full Adder

₩ ₩ 20.00ns/div	0.0 200.0 400.0 600.0 800.0 1000.0 1200.0 1400.0 1600.0 1800.0 2000.0 2200.0 2400.0 2600.0 2800.0 3000.0 Питити Потити	32 IIII
		В.
A		Ĩ
в		Ť
Bin		Ť
Borr		1
Diff		1

Fig 17:Simulation Waveforms For 8transistor Full Subtractor

W-Edd Waveform Viewer - [C/Uterriymth0224/AppDate/Local/Templacrisku.out] Ela Edd View Chart Ontines Window Halo	- 0

Fig. 18: Simulation Waveform Of 1-To 8 Decoder

The ALU is Tanner EDA's basic simulation waveforms have been defined as follows.

Name	Value	60 ns	70 ns	80 ns	90 ns	100 ns	110 ns	12
▶ 🦬 ALU_Out[7:0]	00001000	00001100	00001000	00000010	11111101	11110101	00001010	Х
▶ 📷 A[7:0]	00001010			000	01010			
▶ 🚮 B[7:0]	00000010			000	Q0010			
🗸 📑 ALU_Sel[2:0]	000	111	000	001	010	011	100	X
16 [2]	0							
16 [1]	0							
11 (0)	0							
🕨 📷 i[31:0]	00000000000	000000000000000000000000000000000000000	0000000000000000	000000000000000000000000000000000000000	00000000000000	0000000000000000000	000000000000000	x

Fig. 19 : Simulation Wave forms of ALU-I

Name	Value	0 ns	10 ns	20 ns	30 ns	40 ns	50 ns	60 n
▶ 🔣 ALU_Out[7:0]	00000010	00000010	11111101	11110101	00001010	00000001	00001000	0
🕨 🎆 A[7:0]	00001010			00	001010			
🕨 🚮 B[7:0]	00000010			00	000010			
💎 📑 ALU_Sel[2:0]	001	001	010	011	100	101	110	X1
16 [2]	0							
16 [1]	0							
16 [0]	1							
🕨 🌃 i[31:0]	00000000000	(00000000000000	000000000000000000000000000000000000000	0000000000000	00000000000000	00000000000000	0000000000000000	0

Fig. 20: Simulation Wave forms of ALU-II

Name	Value	14	120 ns	130 n	il in i	140 ns	150 ns	160 ns	170 ns
▶ 👹 ALU_Out[7:0]	00001000	0)	00000001	0	0001000	00001100	00001000	1111	1100
🕨 📷 A[7:0]	00001010				0000101	ω		1111	0110
🕨 📑 B[7:0]	00000010				000000	i0		0000	1010
🔻 📑 ALU_Sel[2:0]	110	1)	101		110	111	X	000	
16 [2]	1								
76 [1]	1								
0] آل	0								
🕨 📷 i[31:0]	00000000000	0)	00000000000000	0000	00000000	0000000000000000000	0000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000

Fig. 21: Simulation Wave Form of ALU III

## **6.** CONCLUSION

Table 2 compares our proposed model to the two other models mentioned in [8] and [11].

Design of ALUs	Power (nW)	Delay [(Critical path)-(ns)]	Count of Transistors
8 Bit ALU [8]	5.04	1.1	125
Proposed System	3.5	0.7	120

Table 2. Different Comparison of ALU

As shown in the table, Not only does the proposed ALU have the fewest transistors, but it also outperforms the others in terms of power and critical path latency. As can be seen, the proposed model outperforms conventional models. Tanner is used to simulate the design at 180nm technology. EDA simulations show that the proposed ALU takes up less space and has a shorter power cycle.

#### REFERENCES

- [1]. "Design of a 4-bit Adder in Quantum-Dot Cellular Automata (QCA)", The International journal of analytical and experimental modal analysis .Vol.12,Issue3,pp:2077-2082,March 2020 by N.AshokKumar, P.Nagarajan, P.Venkataramana, P.Rajesh.
- [2]. "Design of High Speed, Area Optimized and Low PowerArithmetic and Logic Unit", Advances in Industrial Engineering and Management, Vol.6, No. 1 (2017), 26-31 by Md.Afreen Begum and S. Sweta.
- [3]. "Modified Gate Diffusion Input Technique: A New Techniqu for Enhancing Performance in Full Adder Circuits", Procedia Technology 6 (2012) 74 –81 by P.Dhabachelvan and R.Uma.
- [4]. "4-Bit Fast Adder Design: Topology and Layout with Self- Resetting Logic for Low Power VLSI Circuits" International Journal of Advanced Engineering Sciences and Technology, Vol No. 7, Issue No. 2, pp 197- 205,2011. by R.UMA.
- [5]. "Analysis on Impact of Behavioral Modeling in Performance of Synthesis Process The second International Conference on Advances in Computing and Information Technology, July 2012, Published in Advances in Intelligent Systems and Computing book series of Springer, pp- 593-602 by P.Dhabachelvan and R.Uma.
- [6]. "Gate-Diffusion Input (GDI): A Power-Efficient Method for Digital Combinatorial Circuits", IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 10, No. 5, October2002 by Israel A.Wagner ,Alexander Fish and ArkadiyMorgenshtein.
- [7]. "A Boolean Extraction Technique for Multiple- Level Logic Optimization" IEEE2003 by Oh-Hyeong Kwon by R.Uma.
- [8]. "A Comparative study of CMOS circuit design styles for low power high speed VLSI circuits "Int .J, of Electronics , Vol,84,No.6,pp 599-613,1998 by L.Bisdounis, D.GouvetasO.Koufopavlou.
- [9]. , "Low- power CMOS digital design," IEEE J. Solid-State Circuits, vol. 27, pp. 473–484, Apr.1992 by S.Sheng ,R.W.Brodersen and A. P. Chandrakasan.
- [10]. "Minimizing power consumption in digital CMOS circuits," Proc. IEEE, vol. 83, pp. 498–523, Apr.1995, by R.W.Broderson and A. P. Chandrakasan.
- [11]. "Principles of CMOS digital design". Reading, MA:AddisonWesley,pp .301-307 by N.Weste and K. Eshraghian,
- [12]. "Design of implicit pulsed-dual edge triggering flip flop for low power and high speed Clocking systems"

International Journal of Wavelets, Multiresolution and Information Processing, Vol.18, No.11941009(2020) by N.Ashok Kumar, P.Naga Rajan, P.Venkata Ramana.

[13]"Low Power design Methodology" published by Intech open science/minds2(2018) by Vithya Lakshmi Natarajan , Ashok Kumar Nagarajan, Nagarajan Pandian and Vinoth Gopi Savithri.( http://dx.doi.org/10.5772/intechopen.73729,)

#### **AUTHORS**

**Mr. Aiyyappu Surendra Babu** is currently pursuing his Master of Techology in Very Large-Scale Integrated Circuits in Sree Vidyanikethan Engineering College, Tirupathi. His current research area includes Digital Electronics and ALU etc.



**Dr. N.Ashok Kumar** received B E (ECE) from Odaiyappa College of Engineering and Technology, Theni., India in 2007 and M Tech from RVS College of Engineering and Technology, Dindigul in 2010 and Ph.D from Anna University in Chennai in the area of Information and communication (VLSI Design) 2017. Currently he is working as Associate Professor, in Sree Vidyanikethan Engineering College (Autonomous), Tirupati. India. He has 14 years of experience in teaching field. He has published 20 technical papers in various reputed International Journals



&conferences. His areas of interests include Low Power CMOS VLSI Design  $\Box$  NetworkOn-Chip Design, Digital CMOS VLSI  $\Box$  Digital IC Applications